



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/724,874	12/02/2003	Haitham H. Akkary	042390.P17874	1570

50890 7590 10/19/2006

CAVEN & AGHEVLI
c/o PORTFOLIOIP
P.O. BOX 52050
MINNEAPOLIS, MN 55402

EXAMINER

GEIB, BENJAMIN P

ART UNIT	PAPER NUMBER
----------	--------------

2181

DATE MAILED: 10/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

1. Claims 1-4, 6-14, 16-22, and 24-27 have been examined.
2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment as received on 07/27/2006.

Objections

3. Claim 17 is objected to because of the following informalities: The word "to" should be deleted from the limitation "a branch predictor to to" at line 2 of the claim. Appropriate correction is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-8 are rejected under 35 U.S.C. 102(b) as being anticipated by Cristal et al., "Large Virtual ROB's by Processor Checkpointing", (Herein referred to as Cristal).
6. Referring to claim 1, Cristal has taught a method, comprising:

associating at least one counter with at least one physical register [*A counter of the Release Counter Vector (RCV) is associated with a physical register (Cristal; page 4, 8th paragraph)*], wherein said at least one physical register is mapped to a logical register [*Cristal; page 7, 1st paragraph*];

Art Unit: 2181

updating said at least one counter when one or more instructions are mapped to said logical register [*When an instruction is released from the reorder buffer (ROB) without finishing, the RCV counters RCV(fj_c) and RCV(fk_c) are incremented (i.e. updated). At this point in time an instruction is mapped to the logical register (Cristal; page 8, 1st paragraph)*];

releasing said at least one physical register [*Cristal; page 12, 1st – 3rd paragraphs*] based on a value of said at least one counter and after retiring a corresponding checkpoint [*Cristal; When a checkpoint entry is cleared (i.e. released), RCV counters RCV(fi) and RCV(fk_c) are decremented and equal zero (Cristal; page 9, 3rd paragraph). When an RCV counter is equal to zero, the physical register associated with the counter is released (Cristal; page 12, 3rd paragraph)*].

7. Referring to claim 2, Cristal has taught the method of claim 1, said updating said at least one counter further comprising: incrementing said at least one counter when at least one instruction with said logical register as an input operand is renamed to said at least one physical register [*When an instruction is released from the reorder buffer (ROB) without finishing, the RCV counters RCV(fj_c) and RCV(fk_c) are incremented. At this point in time the instruction with a logical register as an input operand has been renamed to a physical register (Cristal; page 8, 1st paragraph)*].

8. Referring to claim 3, Cristal has taught the method of claim 2, said updating said at least one counter further comprising: decrementing said at least one counter when said instruction is issued and reads said at least one physical register [*When an instruction is finished the RCV counters RCV(fi) and RCV(fk_c) are decremented. At*

this point in time, the instruction has been issued and read at least one physical register (Cristal; page 9, 2nd paragraph)].

9. Referring to claim 4, Cristal has taught the method of claim 1, said releasing said at least one physical register further comprising: releasing said at least one physical register when said counter is decremented, wherein said decrementing reaches a state indicating that none of said instructions have yet to read said at least one physical register [*The physical register is released when its RCV counter is equal to zero (Cristal; page 12 3rd paragraph), which indicates that there are no more instructions that have yet to read from the physical register (Cristal; page 4, 8th paragraph)]].*

10. Referring to claim 6, Cristal has taught the method of claim 1, wherein said checkpoint includes at least one unmapped flag for each of said at least one physical register associated with said checkpoint [*The checkpoint includes the commit mapping table (CHKPT-CMT; See Fig. 7) which comprises an unmapped flag for each physical register. (Cristal; page 4, 2nd paragraph; page 7, 1st paragraph)]].*

11. Referring to claim 7, Cristal has taught the method of claim 1, wherein said at least one counter is incremented when said checkpoint is generated [*The RCV counters RCV(fj_c) and RCV(fk_c) are incremented when a checkpoint is created; (Cristal; page 8, 1st paragraph)]].*

12. Referring to claim 8, Cristal has taught the method of claim 1, wherein said at least one counter is decremented when said checkpoint is retired [*The RCV counters*

RCV(fi) and RCV(fk_c) are decremented when a checkpoint entry is cleared (i.e. retired); (Cristal; page 9, 3rd paragraph)].

Claim Rejections - 35 USC § 103

13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

14. Claims 9-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cristal in view of Moshovos, "Checkpointing Alternatives for High Performance, Power-Aware Processors".

15. Referring to claim 9, Cristal has taught an apparatus, comprising:

a checkpoint generator *[The inherent circuitry required to perform the described checkpointing]* to generate a checkpoint *[Cristal; checkpoint entry (CHKPT); page 5, 3rd paragraph]*, wherein said checkpoint is associated with at least one physical register *[A checkpoint is generated that contains a register map table mapping physical registers to logical registers (Cristal; page 5, 3rd and 4th paragraphs)]*;

a checkpoint buffer *[Cristal; checkpoint table (CT); page 5, 3rd paragraph]* to maintain said at least one physical register, said at least one physical register associated with one or more instructions *[The checkpoint table maintains physical registers by storing a map table indicating physical register allocations for the instructions associated with the checkpoint. (Cristal; page 7, 1st paragraph)]*;

wherein said checkpoint generator releases said at least one physical register based on a value of at least one counter that is associated with said at least one physical register and after said checkpoint is released [Cristal; *When a checkpoint entry is cleared (i.e. released), RCV counters RCV(fi) and RCV(fk_c) are decremented and equal zero (Cristal; page 9, 3rd paragraph). When an RCV counter is equal to zero, the physical register associated with the counter is released (Cristal; page 12, 3rd paragraph)*].

Cristal has not explicitly taught that a branch predictor generates the checkpoint.

Moshovos has taught a branch predictor that generates checkpoints [Moshovos; page 3, column 1].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the checkpoint generator of Cristal to be a branch predictor as taught by Moshovos.

The suggestion/motivation for doing so would have been that doing so offers "most of performance advantages of RAT checkpointing with much lower resources and power" [Moshovos; page 2, column 2, 1st paragraph].

Therefore, it would have been obvious to combine Moshovos with Cristal to obtain the invention as specified in claim 9.

16. Referring to claim 10, has taught the apparatus of claim 9, wherein said checkpoint buffer increments said at least one counter [*a counter of the Release*

Counter Vector (RCV)] when said checkpoint is generated [The RCV counters RCV(fj_c) and RCV(fk_c) are incremented when a checkpoint is created; (Cristal; page 8, 1st paragraph)].

17. Referring to claim 11, has taught the apparatus of claim 9, wherein said checkpoint buffer decrements said at least one counter when said checkpoint is retired *[The RCV counters RCV(fi) and RCV(fk_c) are decremented when a checkpoint entry is cleared; (Cristal; page 9, 3rd paragraph)].*

18. Referring to claim 12, has taught the apparatus of claim 9, wherein said branch predictor increments said at least one counter when at least one of said one or more instructions with a logical register as an input operand is renamed to said at least one physical register *[When an instruction is released from the reorder buffer (ROB) without finishing, the RCV counters RCV(fj_c) and RCV(fk_c) are incremented. At this point in time the instruction with a logical register as an input operand has been renamed (Cristal; page 8, 1st paragraph)].*

19. Referring to claim 13, has taught the apparatus of claim 9, wherein said branch predictor decrements said at least one counter when at least one of said one or more instructions is issued and reads said at least one physical register *[When an instruction is finished the RCV counters RCV(fi) and RCV(fk_c) are decremented. At this point in time, the instruction has been issued and read at least one physical register (Cristal; page 9, 2nd paragraph)].*

20. Referring to claim 14, has taught the apparatus of claim 9, wherein said branch predictor releases said at least one physical register when said at least one counter

[RCV(f) counter] is decremented to a state *[RCV(f) = 0]* indicating that none of said one or more instructions have yet to read said at least one physical register *[The physical register is released when its RCV counter is equal to zero (Cristal; page 12 3rd paragraph), which indicates that there are no more instructions that have yet to read from the physical register (Cristal; page 4, 8th paragraph)]*.

21. Referring to claim 16, has taught the apparatus of claim 9, wherein said checkpoint includes at least one unmapped flag for each of said at least one physical registers associated with said checkpoint *[The checkpoint includes the commit mapping table (CHKPT-CMT; See Fig. 7) which comprises an unmapped flag for each physical register. (Cristal; page 4, 2nd paragraph; page 7, 1st paragraph)]*.

22. Referring to claim 17, has taught a system, comprising:

a processor including

a checkpoint generator to generate a checkpoint *[Cristal; checkpoint entry (CHKPT); page 5, 3rd paragraph]*, wherein said checkpoint is associated with at least one physical register *[A checkpoint is generated that contains a register map table mapping physical registers to logical registers (Cristal; page 5, 3rd and 4th paragraphs)]*;

a checkpoint buffer *[Cristal; checkpoint table (CT); page 5, 3rd paragraph]* to maintain said at least one physical register, said at least one physical register associated with one or more instructions *[The checkpoint table maintains physical registers by storing a map table indicating physical register allocations*

Art Unit: 2181

for the instructions associated with the checkpoint. (Cristal: page 7, 1st paragraph)];

wherein said checkpoint generator releases said at least one physical register based on a value of at least one counter that is associated with said at least one physical register and after said checkpoint is retired [Cristal: When a checkpoint entry is cleared (i.e. released), RCV counters RCV(fi) and RCV(fk_c) are decremented and equal zero (Cristal: page 9, 3rd paragraph). When an RCV counter is equal to zero, the physical register associated with the counter is released (Cristal: page 12, 3rd paragraph)].

Cristal has not explicitly taught that a branch predictor generates the checkpoint.

Moshovos has taught a branch predictor that generates checkpoints [Moshovos: page 3, column 1].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the checkpoint generator of Cristal to be a branch predictor as taught by Moshovos.

The suggestion/motivation for doing so would have been that doing so offers "most of performance advantages of RAT checkpointing with much lower resources and power" [Moshovos: page 2, column 2, 1st paragraph].

Cristal and Moshovos have not explicitly taught an interface to couple said processor to input-output devices and a data storage coupled to said interface to receive code from said processor.

However, Examiner takes Official Notice that an interface to couple a processor to input-output devices and data storage coupled to the interface to receive code from the processor is a conventional and well-known means of communicating and storing code.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of Cristal and Moshovos to include an interface to couple the processor to input-output devices and a data storage coupled to the interface since doing so allows the processor to receive code and store code, as well as communicating with I/O devices as required by the high performance processor of Moshovos.

Therefore, it would have been obvious to combine Moshovos with Cristal to obtain the invention as specified in claim 17.

23. Referring to claim 18, given the similarities between claim 10 and claim 18 the arguments as stated for the rejection of claim 10 also apply to claim 18.

24. Referring to claim 19, given the similarities between claim 11 and claim 19 the arguments as stated for the rejection of claim 11 also apply to claim 19.

25. Referring to claim 20, given the similarities between claim 12 and claim 20 the arguments as stated for the rejection of claim 12 also apply to claim 20.

Art Unit: 2181

26. Referring to claim 21, given the similarities between claim 13 and claim 21 the arguments as stated for the rejection of claim 13 also apply to claim 21.

27. Referring to claim 22, given the similarities between claim 14 and claim 22 the arguments as stated for the rejection of claim 14 also apply to claim 22.

28. Referring to claim 24, given the similarities between claim 16 and claim 24 the arguments as stated for the rejection of claim 16 also apply to claim 24.

29. Referring to claim 25, has taught the method of claim 1, further comprising releasing said checkpoint after all instructions associated with said checkpoint have completely executed [*Cristal*; A checkpoint entry is cleared (i.e. the checkpoint is released) when the last instruction associated with the checkpoint finishes (i.e. has completely executed); page 9, 3rd paragraph].

30. Referring to claim 26, has taught the system of claim 9, wherein said branch predictor retires said checkpoint after all instructions associated with said checkpoint have completely executed [*Cristal*; A checkpoint entry is cleared (i.e. the checkpoint is retired) when the last instruction associated with the checkpoint finishes (i.e. has completely executed); page 9, 3rd paragraph].

31. Referring to claim 27, has taught the system of claim 17, wherein said branch predictor releases said checkpoint after all instructions associated with said checkpoint have completely executed [*Cristal*; A checkpoint entry is cleared (i.e. the checkpoint is released) when the last instruction associated with the checkpoint finishes (i.e. has completely executed); page 9, 3rd paragraph].

Response to Arguments

32. Applicants arguments filed on July 27, 2006, have been fully considered but they are not found persuasive.

33. Applicant argues the novelty/rejection of claims 1-4, 6-14, 16-22 and 23-27 on pages 9-11 of the remarks, in substance that:

"the outstanding Office Action equates Cristal's RCV (release counter vector) to the claimed counter. It is respectfully submitted that the only overlap seems to be the word 'counter' and Cristal's RCV is very different than the claimed counter." (3rd paragraph on page 9)

These arguments are not found persuasive for the following reasons:

The Examiner notes for clarification that the RCV of Cristal is a vector of counters (Cristal; page 4, 8th paragraph) and that it is a single counter of the RCV that is equated with the claimed counter (See rejection of claim 1 above).

Regarding the Applicant's argument that the RCV (Release Counter Vector) of Cristal is different than the claimed counter, the Examiner asserts that the Applicant is reading the claim too narrowly. The Applicant asserts that the claimed counter may be updated differently than a counter of the RCV. However, the current claim language merely requires a counter that is associated with a physical register that is mapped to a logical register, and that the counter is updated when an instruction is mapped to the logical register. The Examiner notes that the claims are to be given their broadest reasonable interpretation and, as shown in the above rejection, Cristal has taught a counter as claimed. If the Applicant intends for the claimed counter to be read as a more specific type of counter, then the Applicant should claim the counter as such.

Conclusion

34. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

35. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin P. Geib whose telephone number is (571) 272-8628. The examiner can normally be reached on Mon-Fri 8:30am-5:00pm.

Art Unit: 2181

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Benjamin P Geib
Examiner
Art Unit 2181


KIM HUYNH
SUPERVISORY PATENT EXAMINER

10/15/05